

Serial No. 09/287,190

Sub D₁
plural pairs of display electrodes for surface discharge on the front plate parallel to each other, with each display electrode pair comprising a sustain electrode and a bus electrode,

a dielectric layer covering the display electrodes, and a protective film overlying the dielectric layer,

CL
cont
address electrodes on the back plate at right angles to the display electrode pairs, and a dielectric layer covering the address electrodes, and

linear ribs located between the address electrodes, with phosphor layers located between adjacent linear ribs so that the phosphor layers each extend intermittently in the lengthwise direction of the ribs for each pixel, wherein

(1) each phosphor layer covers both the surface of the dielectric layer and the surface of the linear ribs within each pixel,

(2) each pixel is formed by a crossing region of the address electrode and the display electrode pair, and

(3) each phosphor extends intermittently in the lengthwise direction of the ribs so that the phosphor layer does not exist in the region on the ribs that corresponds to the region between the adjacent display electrode pairs.

3. (Twice Amended) A plasma display panel comprising;

Sub D1
CN
a front plate and a back plate parallel to and facing each other having a space therebetween for a discharge gas,

plural pairs of display electrodes for surface discharge on the front plate parallel to each other, with each display electrode comprising a sustain electrode and a bus electrode,

a dielectric layer covering the display electrodes, and a protective film overlying the dielectric layer,

address electrodes on the back plate at right angles to the display electrode pairs, and a light-absorbing layer covering the address electrodes, and

linear ribs located between the address electrodes, with phosphor layers located between adjacent linear ribs so that the phosphor layers each extend intermittently in the lengthwise direction of the ribs for each pixel, wherein

(1) each phosphor layer covers both the surface of the dielectric layer and the surface of the linear ribs within each pixel,

(2) each pixel is formed by a crossing region of the address electrode and the display electrode pair, and

*C2
Sub
D1* Serial No. 09/287,190

(3) each phosphor extends intermittently in the lengthwise direction of the ribs so that the phosphor layer does not exist in the region on the ribs that corresponds to the region between the adjacent display electrode pairs.

*C2
Sub
D1* 5. (Twice Amended) A plasma display panel comprising;

a front plate and a back plate parallel to and facing each other having a space therebetween for a discharge gas,

plural pairs of display electrodes for surface discharge on the front plate parallel to each other, with each display electrode comprising a transparent sustain electrode and a non-transparent metal bus electrode,

C2 a translucent dielectric layer covering the display electrodes, and a magnesium oxide-containing, translucent protective film overlying the dielectric layer,

address electrodes on the back plate at right angles to the display electrode pairs, and a dark dielectric layer covering the address electrodes,

linear ribs located between the address electrodes, and phosphor layers as so provided between adjacent linear ribs so that a red-emitting phosphor layer, a blue-emitting phosphor layer and

Serial No. 09/287,190

*C3
Sub
D1*
a green-emitting phosphor layer adjacent each other with a rib therebetween and these three different phosphor layers each extend intermittently in the lengthwise direction of the ribs, wherein

(1) each phosphor layer covers both the surface of the dielectric layer and the surface of the linear ribs within each pixel,

(2) each pixel is formed by a crossing region of the address electrode and the display electrode pair, and

(3) each phosphor extends intermittently in the lengthwise direction of the ribs so that the phosphor layer does not exist in the region on the ribs that corresponds to the region between the adjacent display electrode pairs.

7. (Twice Amended) A back plate for plasma display panels,

*C14
Sub
D7*
which comprises;

a plurality of linear address electrodes on a glass substrate, a dark dielectric layer covering the address electrodes, and linear ribs between the address electrodes, and

phosphor layers located between adjacent linear ribs so that a red-emitting phosphor layer, a blue-emitting phosphor layer and a green-emitting phosphor layer are adjacent each other with a rib

Serial No. 09/287,190

therebetween and these three different phosphor layers each extend intermittently in the lengthwise direction of the ribs, wherein

(1) each phosphor layer covers both the surface of the dark dielectric layer and the surface of the ribs, and

(2) each phosphor extends intermittently in the lengthwise direction of the ribs so that the phosphor layer does not exist in the region on the ribs that corresponds to the region between the adjacent display electrode pairs.

9. (Twice Amended) A plasma display panel comprising;

a front plate and a back plate parallel to and facing each other having a space therebetween for a discharge gas,

plural pairs of display electrodes for surface discharge on the front plate parallel to each other, with each display electrode pair comprising a sustain electrode and a bus electrode,

a dielectric layer covering the display electrodes, and a protective film overlying the dielectric layer,

address electrodes on the back plate at right angles to the display electrode pairs, and a dielectric layer covering the address electrodes, and

Serial No. 09/287,190

*CS
D₁ control*

linear ribs located between the address electrodes, with a phosphor layer located in each of a plurality of adjacent cell spaces formed by a plurality of adjacent linear ribs, said phosphor layers being intermittently interrupted so that they do not exist in the regions on the back plate that correspond to the region between the adjacent display electrode pairs, wherein

(1) each phosphor layer covers the surface of the dielectric layer and the surface of the linear ribs within each pixel, and

(2) each pixel is formed by a crossing region of the address electrode and the display electrode pair.
